Where communities thrive


  • Join over 1.5M+ people
  • Join over 100K+ communities
  • Free without limits
  • Create your own community
People
Repo info
Activity
  • 10:51
    Dolu1990 commented #879
  • 09:47
    Dolu1990 commented #843
  • 09:44
    Dolu1990 commented #843
  • 09:38
    Dolu1990 synchronize #843
  • 09:37
    Dolu1990 synchronize #843
  • 09:33
    Dolu1990 synchronize #843
  • 09:31
    AlenLqx closed #829
  • 09:31
    AlenLqx commented #829
  • 09:22
    Dolu1990 commented #883
  • 09:22
    Dolu1990 closed #883
  • 09:22

    Dolu1990 on dev

    proxy stream assertion and assu… use withFormalAsserts in Stream… fit the naming policy for Axi4B… and 4 more (compare)

  • 09:14
    Dolu1990 commented #829
  • 09:13

    Dolu1990 on dev

    #829 add sleep(0) to cd.forkSti… (compare)

  • 08:17
    Readon opened #883
  • 08:17
    Readon commented #883
  • 07:06
    Readon synchronize #774
  • 01:14
    kleinai commented #843
  • 00:28
    Readon commented #872
  • Oct 04 17:07
    Dolu1990 commented #872
  • Oct 04 15:46
    Readon commented #872
Dolu1990
@Dolu1990
From a single run ?
or between multiple run ?
saahm
@saahm

So I have like

main/
|--foo
|    |--fooComp.scala
|    |--fooSim.scala
|
|--bar
     |--fooComp.scala
     |--fooSim.scala

in the the comp and sims are in different packages (also with the package statement at the head of the file). when I run the bar/fooSim it creates simWorkspace/fooComp, after that I run foo/fooSim and it overwrites the simWorkspace/fooComp from what I saw

Dolu1990
@Dolu1990
Ahh
yes it is expected
It would avoid the override if you were running them both in the same runtime
saahm
@saahm
like locking the directory?
Dolu1990
@Dolu1990
Yes
saahm
@saahm
ah ok
Dolu1990
@Dolu1990
and second one to come will be served with xxxx_1 as workspace
saahm
@saahm
when they are executed at the same time
Dolu1990
@Dolu1990
yes
saahm
@saahm
quite an "undocumented" feature xD
Dolu1990
@Dolu1990
XD
saahm
@saahm
wouldnt it be useful to have same-name components from different packages use different simulation-results-directory?
i was quite confused when i saw it landed in the same directory and overwrote the old results of the other package
(not that this would be any important at the moment anyway)
(if i'd want to compare i'd copy the directory anyway)
Dolu1990
@Dolu1990
so, i was considering that conflicts would be unlikely / corner cases
It could be usefull yes
But then you may have to dig into hearchy of folder which would map the package structure
Not necessarly so much better (balance)
saahm
@saahm
yea, and in the end i think it should rarely happen that you will have the same component name across two or more packages where you start comparing simulations.
Naming components is such a time intense task you'd not name two components the same if they arent the same and should be a unique component anyway.
so was just a curiosity
Dolu1990
@Dolu1990
Worst case, i think there is a option to set the workspace folder
saahm
@saahm
oh, that makes it even less problematic
Mingo
@mingo99
How to avoid generating “data_addr_1"
image.png
image.png
Dolu1990
@Dolu1990
is there any other referenec to data_addr_1 in the generated verilog file ?
Mingo
@mingo99
no
Dolu1990
@Dolu1990
how many bits is data_addr ?
Mingo
@mingo99
image.png
saahm
@saahm
weird duplication hm
Mingo
@mingo99
yeah,it is so confusing
Dolu1990
@Dolu1990
I can't reproduce the case (at least in dev) :
    val a = B(0, 8 bits)
    val b = B(0, 8 bits)
    val c = a ## b(2, 3 bits)

    val sub = new Component {
      val d = in Bits(11 bits)
    }
    sub.d := c
  wire       [7:0]    a;
  wire       [7:0]    b;
  wire       [10:0]   c;

  unamed sub (
    .d    (c[10:0]  )  //i
  );
  assign a = 8'h0;
  assign b = 8'h0;
  assign c = {a,b[4 : 2]};
Woudl need a self contained example to try it
@mingo99
Mingo
@mingo99
Thanks,I'll try it
Readon
@Readon
I suppose it is all about the data_addr is used as address of memory.
Mingo
@mingo99
Yeah, would you have a solution?
Readon
@Readon
no, it's just a suggestion^^
Jerry Huang
@jjyy-Huang
It's wonderful that SpinalHDL simulation supports VCS now. But there is a question that confuses me. When I simulate an external IP (e.g. Xilinx FIFO) with the Blackbox, how should I add the pre-compiled library to link it? I couldn't find the API mentioned in the documentation. The mapping of synopsys_sim.setup is also not done by just passing the compile parameter via VCSFlags.
korbin
@korbin
is it possible to register the StreamFifo pop valid value without a bubble?
saahm
@saahm
just RegNext?
Dolu1990
@Dolu1990
@jjyy-Huang Can you open a issue on https://github.com/SpinalHDL/SpinalHDL about it ?
I personnaly don't know much about that part of the flow, but others may be able to track the issue on github ^^
@korbin What do you mean by without a bubble ?
1 cycle latency ? or having lower bandwidth ? myFifo.io.pop.stage() isn't good ?
Pu Wang
@pwang7
After I upgraded to 1.7.0, the L"" interpolation of assert message seems not work, what's the new assert message interpolation?
Dolu1990
@Dolu1990

nterpolation of assert message seems not work

Which kind of issue is there ?
scala does not compile ? or Runtime crash or runtime not doing things right ?