chipmuenk on develop
more updates to docstring (compare)
chipmuenk on develop
update docstring (compare)
chipmuenk on develop
minor updates to sphinx config more docstring updates (compare)
chipmuenk on develop
add tooltipps for combo box Further experiments with sectio… (compare)
chipmuenk on develop
update docstrings (compare)
chipmuenk on develop
more docstring updates (compare)
chipmuenk on develop
Further updates to section head… (compare)
chipmuenk on develop
Try new section underlines (compare)
chipmuenk on develop
update documentation (compare)
chipmuenk on develop
Update library documentation update docstrings (compare)
chipmuenk on develop
rename filter_designs -> filter… Experiment with different headi… update documentation (compare)
chipmuenk on develop
correct paths for libraries in … (compare)
chipmuenk on develop
yet another attempt (compare)
chipmuenk on develop
another attempt (compare)
chipmuenk on develop
Try to link to automatically ge… (compare)
chipmuenk on develop
update hierarchy increase robustness of group de… Allow turning off auto-alignmen… (compare)
chipmuenk on develop
Update documentation for tau_g Correct scaling and reduce logg… (compare)
chipmuenk on develop
Fixed "unboundLocalError" (compare)
chipmuenk on develop
Try to find YOSYS executable an… (compare)
chipmuenk on develop
Further documentation updates changing between FIR and IIR fi… Update logging message (compare)
from ..fir import filter_fir_df
class FIRFilter(HardwareFilter):
def __init__(self, b):
self.filter_type = 'direct_form'
self.n_cascades = 0
def set_cascade(self, n_cascades):
self.n_cascades = n_cascades
@hdl.block
def filter_block(self, glbl, sigin, sigout):
# this elaboration code will select the different structure and implementations
if self.filter_type == 'direct_form':
if self.direct_form_type == 1:
# all filters will need the same interface ports, this should be do able
dfilter = filter_fir_df
if self.n_cascades > 0:
filter_insts = [None for _ in range(self.n_cascades)]
for ii in range(self.n_cascades):
filter_insts[ii] = dfilter(
glbl, sigin[ii], sigout[ii]
)
else:
filter_inst = dfilter(...)
filter_blocks/fda/fir.py
, filter_blocks/fda/iir.py
etc.
I suggest the following discussion topics for tomorrow:
State / progress of the project
Import mechanism pyfda <-> myhdl
Interfaces for fixpoint simulations: input data, number of points, output format ...
Fixpoint filter implementations: next steps
FilterHardware
.from filter_blocks.fda import FIRFilter
hdlfilter = FIRFilter()
hdlfilter.set_coefficients(b)
hdlfilter.run_sim()
y = hdlfilter.get_response()
from filter_blocks.fda import FIRFilter
hdlfilter = FIRFilter() # Standard DF1 filter
hdlfilter.set_coefficients(b) # Coefficients for the filter
hdlfilter.set_stimulation(x) # Set the simulation input
hdlfilter.run_sim() # Run the simulation
y = hdlfilter.get_response() # Get the response from the simulation
filter_blocks
package we want to automated tests for everything, 100% tested
hdlfilter.config_sim(trace=True)