dependabot[bot] on npm_and_yarn
dependabot[bot] on npm_and_yarn
Bump electron from 10.4.2 to 15… (compare)
dependabot[bot] on gradle
dependabot[bot] on gradle
chore(deps): bump gradle from 7… (compare)
Here's a decent board for those interested in FPGAs:
https://github.com/GlasgowEmbedded/glasgow
And the other one from the Radiona hackerspace:
https://radiona.org/ulx3s/
Both are open hardware and work with open tooling. The Glasgow is very much like PSLab, but based on an FPGA.
Glasgow is a tool for exploring digital interfaces, aimed at embedded developers, reverse engineers, digital archivists, electronics hobbyists, and everyone else who wants to communicate to a wide selection of digital devices with high reliability and minimum hassle. It can be attached to most devices without additional active or passive components, and includes extensive protection from unexpected conditions and operator error.
Sooo... they're all based on Lattice FPGAs (Lattice being an FPGA vendor). Arrow is just a distributor, and they do have Lattice among their catalog:
https://www.arrow.com/en/products/lcmxo3lf-9400e-5mg256c/lattice-semiconductor
@mariobehling could you ask the person who contacted you if they would offer their workshop based on the open tooling that the community made for Lattice FPGAs?
The Glasgow is very much like PSLab, but based on an FPGA.
Where would you see a difference to what a future PSLab FPGA could offer compared to the Glasgow board?
From the current chat at gamozo's stream:
It will be a lot of fun. The RISC-V based retro inspired console that drr developed is a great IP to run on this platform. As well as the Doom implementation and a few more things.
I have seen the PSLab v{5,6} schematics doc for refactoring UART in pslab-python and I need some clarification for proceeding further.
Thankyou.
@CloudyPadmal
today:
100% Open Source FPGA Tools: RTL-to-Bitstream in Minutes - A Hands-On Tutorial
o Claire Wolf, Inventor of Yosys and Founder/CTO of YosysHQ
o Vaughn Betz, Professor & NSERC/Intel Industrial Research Chair at University of Toronto
o Xifan Tang, Research Assistant Professor at University of Utah & Lead Developer of OpenFPGA Project
register here: https://us02web.zoom.us/webinar/register/WN_WUps_z07T3GV2LDqsnSSJA?timezone_id=Europe%2FBerlin
Regarding UART set_mode and set_baud:
Currently i am trying to implement it in firmware for uart2. In this i searched for possibility of setting baudrate, stop_bits, bits and parity. without re-initialize the UART but no success.
Also for set_mode do we include whole mode register(UxMODE) of uart OR setting stop_bits, bits and parity is enough?
@bessman @CloudyPadmal