I'm working on an article about RTL coverage using covered and iverilog (https://chiphackers.com/lessons/verilog-code-coverage-with-covered/).
It's still on progress, would appreciate any suggestions for improvments. Hope it will be helpful to GSOC students applying for jenkins-eda-coverage project