Where communities thrive


  • Join over 1.5M+ people
  • Join over 100K+ communities
  • Free without limits
  • Create your own community
People
Repo info
Activity
    Taichi Ishitani
    @taichi-ishitani
    I've already confirmed that the latest common modules can be compiled by Quartus with no error.
    Taichi Ishitani
    @taichi-ishitani
    @chrisfreemanULPublic ,
    Let me know whether or not your compile error is fixed.
    chrisfreemanULPublic
    @chrisfreemanULPublic
    Hi, sorry for the slow reply! I got pulled onto another project. You're right, I was on that branch and it worked fix once I moved to master. Thanks for your help!
    Taichi Ishitani
    @taichi-ishitani
    Good!
    Please let me know if you have any questions, requests or feedback!
    Aaron Cook
    @cookacounty
    How do you use local versions of all the gems? For example I have cloned rggen, rggen-core, rggen-system-verilog but I can't figure out how to use my local versions of the dependancies. I tried bundle config set --local local.rggen-core ~/git/rggen/rggen-core but it didn't work
    Taichi Ishitani
    @taichi-ishitani
    checkout these repositories to the same directory:
    https://github.com/rggen/rggen
    https://github.com/rggen/rggen-core
    https://github.com/rggen/rggen-default-register-map
    https://github.com/rggen/rggen-systemverilog
    https://github.com/rggen/rggen-markdown
    https://github.com/rggen/rggen-devtools
    https://github.com/rggen/rggen-checkout
    You can run unit tests for each plugins by using rake command:
    For example:
    $ cd rggen-systemverilog
$ rake spec
    Aaron Cook
    @cookacounty
    OK, I've cloned them all to the same directory, but now how to I run "rggen" pointing to all my local versions of each of these gems?
    Taichi Ishitani
    @taichi-ishitani
    If local clones exist then they will be loaded automatically.
    rggen-devtools is a repository for development tools e.g. Gemfile helpers, RSpec helpers.
    Auto loader feature is one of Gemfile helpers.
    Taichi Ishitani
    @taichi-ishitani
    https://github.com/rggen/rggen-devtools/blob/b627bc1b35a6b522dba7d81ca641e085a4b348c1/gemfile/common.gemfile#L7
    This method call is to load rggen repositories.
    YAML files on the rggen-checkout repository are to show dependent repositories.
    The above method will read a YAML file and add repositories to dependencies.
    Taichi Ishitani
    @taichi-ishitani
    https://qiita.com/taichi-ishitani/items/d89738b5376503c813d8
    This article shows how to add your own bit field type. I'm interpreting this article to English now.
    Taichi Ishitani
    @taichi-ishitani
    @cookacounty ,
    I put contributing guide.
    https://github.com/rggen/rggen/blob/master/CONTRIBUTING.md
    I hope this can help you to setup your working environment.
    megeed
    @megeed
    Hello, Is there a document that explains the external register interface with a timing diagram? thank you
    Taichi Ishitani
    @taichi-ishitani
    There is no such document. I will add it.
    Taichi Ishitani
    @taichi-ishitani
    Hi @megeed ,
    I added a document to describe the access protocol of external register type.
    https://github.com/rggen/rggen/wiki/Specification-for-RgGen-Bus-Interface-Protocol
    megeed
    @megeed
    Thank you
    megeed
    @megeed
    Hello, For sv outputs is there a way to have the register ports be automatically and systemverilog interface? Also is there a way to generate an instantiation template?
    Thank you
    Taichi Ishitani
    @taichi-ishitani
    Hi @megeed ,
    Currently, there are no such fetures.
    megeed
    @megeed
    Thank you
    megeed
    @megeed
    Hello, is there a pipeline option to easy timing? Thank you Sharief
    Taichi Ishitani
    @taichi-ishitani
    Hi @megeed ,
    Currently, there is no such option but you can edit common RTL modules to insert pipeline registers.
    https://github.com/rggen/rggen-sv-rtl
    Valera Marchenko
    @valera.marchenko96_gitlab
    Hi @taichi-ishitani
    i have a question
    is there a possibility to generate reg block with 2 if?
    first one is axi-lite for instance
    second something proprietary like wo with addr data wr_e signals
    Taichi Ishitani
    @taichi-ishitani
    Hi @valera.marchenko96_gitlab ,
    Currently, there is no such feature.
    You can create your own plugin to support such feature.